Andere Kunden interessierten sich auch für
![Ontwerp en implementatie van een DDFS met behulp van Sum of Weighted Bit Products]( "Ontwerp en implementatie van een DDFS met behulp van Sum of Weighted Bit Products")
Ontwerp en implementatie van een DDFS met behulp van Sum of Weighted Bit Products32,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA27,99 €![Progettazione e realizzazione di un DDFS utilizzando la somma dei prodotti a bit pesati]( "Progettazione e realizzazione di un DDFS utilizzando la somma dei prodotti a bit pesati")
Progettazione e realizzazione di un DDFS utilizzando la somma dei prodotti a bit pesati32,99 €![Concepção e implementação de um DDFS utilizando a soma dos produtos de bit ponderado]( "Concepção e implementação de um DDFS utilizando a soma dos produtos de bit ponderado")
Concepção e implementação de um DDFS utilizando a soma dos produtos de bit ponderado32,99 €![FPGA Based 32-bit RISC Communication Processor Design]( "FPGA Based 32-bit RISC Communication Processor Design")
FPGA Based 32-bit RISC Communication Processor Design27,99 €![Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics]( "Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics")
Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics39,99 €![A Sum-Of-Product Based Multiplication Approach For FIR Filters And DFT]( "A Sum-Of-Product Based Multiplication Approach For FIR Filters And DFT")
A Sum-Of-Product Based Multiplication Approach For FIR Filters And DFT27,99 €
Direct Digital Frequency Synthesis (DDFS) is a method of producing an analog waveform by generating a time-varying signal in digital form, succeeded by digital-to-analog reconstruction. Different control words are used by the DDFS system in order to generate different frequencies. The control word is successively added to the previous value in a 20-bit accumulator. Nine most significant bits out of these twenty bits are used for the DAC. HCMOS 9 (130 nm) ST Microelectronics process is used by employing high speed NMOS and PMOS transistors. The bit products (control signals) are computed by using complementary static CMOS logic which then act as control signals for the current sources after passing through D-flip flops. Practical design issues of current sources and parts of digital logic were studied and implemented using the Cadence full-custom design environment