Coarse-grained reconfigurable architecture has emerged as a solution for flexible, application-specific optimization of embedded systems. Helping you understand the issues involved in designing and constructing embedded systems, this book offers new frameworks for optimizing the architecture of components in embedded systems in order to decrease area and save power. Real application benchmarks and gate-level simulations substantiate these frameworks. The first half of the text explains how to reduce power in the configuration cache. The second half focuses on the design of a cost-effective processing element array to reduce area and power consumption.…mehr
Coarse-grained reconfigurable architecture has emerged as a solution for flexible, application-specific optimization of embedded systems. Helping you understand the issues involved in designing and constructing embedded systems, this book offers new frameworks for optimizing the architecture of components in embedded systems in order to decrease area and save power. Real application benchmarks and gate-level simulations substantiate these frameworks. The first half of the text explains how to reduce power in the configuration cache. The second half focuses on the design of a cost-effective processing element array to reduce area and power consumption.
Yoonjin Kim is an assistant professor in the Department of Computer Science at Sookmyung Women's University in Seoul, South Korea. Dr. Kim was previously a senior R&D staff member at Samsung Advanced Institute of Technology in Yongin, South Korea. He earned his Ph.D. in computer engineering from Texas A&M University. His research interests include embedded systems, computer architecture, VLSI/system-on-chip design, and hardware/software co-design. Rabi N. Mahapatra is a professor in the Department of Computer Science and Engineering and director of the Embedded Systems and Codesign Laboratory at Texas A&M University in College Station. He is an associate editor of the ACM Transactions on Embedded Computing and an editorial board member of the International Journal on Information and Communication Technology. Dr. Mahapatra is also founder and chairman of the Bhubaneswar Institute of Technology (BIT) in India. His research interests include network on chip, system-on-chip reliability, low-power IP lookup architectures, and intention-based searching.
Inhaltsangabe
Introduction. Trends in CGRA. CGRA for High Performance and Flexibility. Base CGRA Implementation. Power Consumption in CGRA. Low-Power Reconfiguration Technique. Dynamic Context Compression for Low-Power CGRA. Dynamic Context Management for Low-Power CGRA. Cost-Effective Array Fabric. Hierarchical Reconfigurable Computing Arrays. Integrated Approach to Optimize CGRA. Bibliography. Index.
Introduction. Trends in CGRA. CGRA for High Performance and Flexibility. Base CGRA Implementation. Power Consumption in CGRA. Low-Power Reconfiguration Technique. Dynamic Context Compression for Low-Power CGRA. Dynamic Context Management for Low-Power CGRA. Cost-Effective Array Fabric. Hierarchical Reconfigurable Computing Arrays. Integrated Approach to Optimize CGRA. Bibliography. Index.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826