Andere Kunden interessierten sich auch für
![VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability]( "VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability")
VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability39,99 €![VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability]( "VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability")
VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability39,99 €![Emerging Low-Power Semiconductor Devices]( "Emerging Low-Power Semiconductor Devices")
Emerging Low-Power Semiconductor Devices174,99 €![Embedded Systems Architecture]( "Embedded Systems Architecture")
Embedded Systems Architecture96,99 €![Artificial Intelligence Techniques in IoT Sensor Networks]( "Artificial Intelligence Techniques in IoT Sensor Networks")
Artificial Intelligence Techniques in IoT Sensor Networks186,99 €![Digital Media Processing]( "Digital Media Processing")
Digital Media Processing87,99 €![Heat Management in Integrated Circuits: On-Chip and System-Level Monitoring and Cooling]( "Heat Management in Integrated Circuits: On-Chip and System-Level Monitoring and Cooling")
Heat Management in Integrated Circuits: On-Chip and System-Level Monitoring and Cooling187,99 €
"Paving the way for the use of network on-chip architectures in 2015 platforms, this book presents the industrial requirements for such long-term platforms as well as the main research findings for technology-aware architecture design. It covers homogeneous design techniques and guidelines, including the solutions that are most appealing to the industry and best suited to meet the requirements of on-chip integration. Each chapter deals with a specific key architecture design, including fault tolerant design, topology selection, dynamic voltage and frequency scaling, synchronization, network on-chip resources exposed to the architecture, routing algorithms, and collective communication"--
A stepping stone to the evolution of future chip architectures, this volume provides a how-to guide for designers of current NoCs as well as designers involved with 2015 computing platforms. It cohesively brings together fundamental design issues, alternative design paradigms and techniques, and the main design tradeoffs-consistently focusing on topics most pertinent to real-world NoC designers. The contributors draw on their own lessons learned to provide strong practical guidance on various design issues. They also explore the latest trends, such as vertical integration and variation-tolerant design.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
A stepping stone to the evolution of future chip architectures, this volume provides a how-to guide for designers of current NoCs as well as designers involved with 2015 computing platforms. It cohesively brings together fundamental design issues, alternative design paradigms and techniques, and the main design tradeoffs-consistently focusing on topics most pertinent to real-world NoC designers. The contributors draw on their own lessons learned to provide strong practical guidance on various design issues. They also explore the latest trends, such as vertical integration and variation-tolerant design.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.