Andere Kunden interessierten sich auch für
![An Augmented Phase-Leg Configuration with Shoot-through Immunity]( "An Augmented Phase-Leg Configuration with Shoot-through Immunity")
An Augmented Phase-Leg Configuration with Shoot-through Immunity53,99 €![Fault Tolerance and Yield Improvement of Embedded Memories]( "Fault Tolerance and Yield Improvement of Embedded Memories")
Fault Tolerance and Yield Improvement of Embedded Memories33,99 €![Approaches for Hardware Fault Mitigation in Multicore Processors]( "Approaches for Hardware Fault Mitigation in Multicore Processors")
Approaches for Hardware Fault Mitigation in Multicore Processors46,99 €![Approximate Computing and its Impact on Accuracy, Reliability and Fault-Tolerance]( "Approximate Computing and its Impact on Accuracy, Reliability and Fault-Tolerance")
Approximate Computing and its Impact on Accuracy, Reliability and Fault-Tolerance73,99 €![Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances]( "Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances")
Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances81,99 €![Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances]( "Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances")
Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances81,99 €![Fault-Tolerance Techniques for Spacecraft Control Computers]( "Fault-Tolerance Techniques for Spacecraft Control Computers")
Fault-Tolerance Techniques for Spacecraft Control Computers165,99 €
This work is a contribution at the architectural level to the improvement of fault tolerance in massively defective multicore chips fabricated using nanometer transistors. The main idea of this work is that a chip should be organized in a replicated architecture and become as autonomous as possible to increase its resilience against both permanent defects and transient faults occurring at runtime. Therefore, we introduce a new chip self-configuration methodology, which allows detecting and isolating the defective cores, deactivating the isolated cores, configuring the communications between the cores and managing the allocation and execution of tasks. The efficiency of the proposed methods is studied as a function of the fraction of defective cores, the fraction of defective interconnects and the soft error rate.