Andere Kunden interessierten sich auch für
![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA27,99 €![FFT / IFFT Architectures Using Fused Floating-point Operations]( "FFT / IFFT Architectures Using Fused Floating-point Operations")
FFT / IFFT Architectures Using Fused Floating-point Operations45,99 €![Next-Generation Floating-Point Arithmetic Unit]( "Next-Generation Floating-Point Arithmetic Unit")
Next-Generation Floating-Point Arithmetic Unit45,99 €![Design of wide-area power system stabilizer considering communication]( "Design of wide-area power system stabilizer considering communication")
Design of wide-area power system stabilizer considering communication26,99 €![Optimization of area and power of 3D integrated circuits]( "Optimization of area and power of 3D integrated circuits")
Optimization of area and power of 3D integrated circuits36,99 €![Approaches for Hardware Fault Mitigation in Multicore Processors]( "Approaches for Hardware Fault Mitigation in Multicore Processors")
Approaches for Hardware Fault Mitigation in Multicore Processors45,99 €![Computer Architecture and Organization]( "Computer Architecture and Organization")
Computer Architecture and Organization36,99 €
The Fast Fourier transform (FFT) algorithm with radix-2k is used to accomplish both a radix-2 butterfly and a minimize number with twiddle factor multiplication as Radix-2k delay feedback and radix-K delay commutators are the major well-known pipeline architecture for FFT design. To reduce the memory and area requirement here in this thesis we implemented a novel radix-24 multiple delay commutators called 4-Path Feedforward FFT architecture utilizes the advantage of the radix-2 algorithm. By Combining the advantages of Radix-2 algorithm and feed-forward architecture, the proposed 4-Path radix-24 FFT processor achieves the least hardware requirement of multipliers and power consumption also reduced more when compared with Dual-path Radix-22 delay feedback FFT architecture. The entire FFT algorithms were implemented in Verilog hardware description language and synthesized with Xilinx I¿¿ design suit.