32nd IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2024, Tangier, Morocco, October 6-9, 2024, Revised Selected Papers Herausgegeben:Vatajelu, Elena-Ioana
32nd IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2024, Tangier, Morocco, October 6-9, 2024, Revised Selected Papers Herausgegeben:Vatajelu, Elena-Ioana
This book IFIP 744 contains revised versions of the best papers presented at the 32nd IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2024, held in Tangier, Morocco, during October 6-9, 2024. The 8 full papers were carefully reviewed and selected from 65 submissions. They were categorized under the topical sections as follows: Efficiency and Performance Memory and Data Management Reliability and Trustworthiness
This book IFIP 744 contains revised versions of the best papers presented at the 32nd IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2024, held in Tangier, Morocco, during October 6-9, 2024.
The 8 full papers were carefully reviewed and selected from 65 submissions. They were categorized under the topical sections as follows:
Efficiency and Performance
Memory and Data Management
Reliability and Trustworthiness
Produktdetails
Produktdetails
IFIP Advances in Information and Communication Technology 744
Efficiency and Performance. A Wide Range Low Power Phase Interpolation Based Delay Line with a Linearity Improvement Technique. Quantum Carry Save Modular Addition with Optimized Depth and Resource Utilization. Efficient DNN Training Using Vectorized Block Scaled GeMMs with Adaptive Block Shapes. Memory and Data Management. Application Aware Memory Management for IPsec on Heterogeneous SoCs. Scalable Design Techniques for Expanding Ferroelectric Based Non Volatile SRAMs Applications. Reliability and Trustworthiness. Verification and Debugging of Modular (2n−1) Multipliers Using Linear Algebra Technique. Challenges in FPGA Resource Allocation and Placement for Efficient EM Fault Attack Detection Strategies. An Open Source Containerized Toolchain for Behavioral FSM Logic Locking.
Efficiency and Performance. A Wide Range Low Power Phase Interpolation Based Delay Line with a Linearity Improvement Technique. Quantum Carry Save Modular Addition with Optimized Depth and Resource Utilization. Efficient DNN Training Using Vectorized Block Scaled GeMMs with Adaptive Block Shapes. Memory and Data Management. Application Aware Memory Management for IPsec on Heterogeneous SoCs. Scalable Design Techniques for Expanding Ferroelectric Based Non Volatile SRAMs Applications. Reliability and Trustworthiness. Verification and Debugging of Modular (2n−1) Multipliers Using Linear Algebra Technique. Challenges in FPGA Resource Allocation and Placement for Efficient EM Fault Attack Detection Strategies. An Open Source Containerized Toolchain for Behavioral FSM Logic Locking.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826