Topics covered include: Basic standard cell design, transistor-sizing, and layout styles; Linear, non-linear, and polynomial characterization; Physical design constraints and floor planning styles; Algorithms used for placement Clock Tree Synthesis; Algorithms used for global and detailed routing; parasitic extraction; Functional timing and physical methods of verification; Electronic Testing.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.








